# Hard Switching Losses Calculations 

IEPH
EFFICIENT POWER CONVERSION

Andrea Gorgerino, Director of Global Field Application Engineering
This document intends to provide an easy implementation for switching loss calculations for hard-switching converters. These formulas are well-known in the industry, but particular care has been taken to provide the best implementation considering the data normally provided in power semiconductors datasheets. The formulas used are generic and can be applied to eMode Gan FETs as well as Si MOSFETs. We only cover the losses linked to the transition events, since conduction losses are quite easy to calculate.

The use of these formulas is intended to help design engineers in the component selection process and to compare different devices in application conditions. This is why we limit the calculations to use data available commonly in Si MOSFETs and GaN FETs datasheets.
This simplified approach is not suitable in most cases for an accurate prediction of system efficiency. More accurate mixed mode simulations (Spice, Thermal Finite Element Analysis, etc..), and eventually the real world, should be used for that purpose.

### 1.0 Assumptions

With the goal of calculating losses for a general half-bridge configuration shown in Figure 1, we break down the process in 4 steps.

Firstly, overlaplosses, wherecurrentand voltageare presentsimultaneously, can be calculated from the simplified transition events shown in Figure 2 and Figure 3.

Second, output capacitance losses are considered: the charging and discharging of this capacitor generates losses in the resistance of the current path.

Third, reverse recovery losses are calculated in case when MOSFETs are used (GaN FETs do not have these losses), including the resistive losses associated with these currents.

Lastly, gate drive losses are considered, even if most of them are dissipated externally to the switch in the gate drive circuit.


Figure 2 - Turn on simplified waveform


Figure 1 - Hard switched half bridge


Figure 3-Turn off simplified waveform

The gate charge nomenclature shown in Figure 4 is utilized.


Figure 4-Gate charge nomenclature

### 2.0 Overlap Losses

In the circuit analyzed (Figure 1), overlap losses take in place in switch Q1. Switch Q2 does not have overlap losses.

### 2.1 Turn on Losses

From Figure 2, these losses can be easily calculated based on the transition times.

$$
E_{o l, O N, Q 1}(V, I, T j)=\frac{1}{2} \cdot V_{b u s} \cdot I_{L} \cdot\left(t_{c r, O N}+t_{v f, O N}\right)
$$

### 2.1.1 Current Rise Times

The current rise time can be calculated based on the gate drive current $I_{G C, O n}$ and the gate charge $Q_{G S 2}$ needed to bring the gate voltage from the threshold voltage to the Miller Plateau (see Figure 4), to be calculated in the specific turn on conditions:

$$
\begin{equation*}
t_{c r, O N}=\frac{Q_{G S 2}\left(I, T_{J}\right)}{I_{G C, c r, O N}\left(I, T_{J}\right)} \tag{Eq. 2}
\end{equation*}
$$

The gate charge calculation start with the $\mathrm{Q}_{\mathrm{Gs} 2, \mathrm{ds}}$ in the datasheet conditions:

$$
\begin{equation*}
Q_{G S 2, d s}=Q_{G S, d s}-Q_{G S, t h, d s} \tag{Eq. 3}
\end{equation*}
$$

Where $Q_{G S, d s}$ and $Q_{G S, t h, d s}$ are either given in the datasheet tables or can be calculated from the gate charge curve in the figures section. These are given at a specific current $\mathrm{I}_{\mathrm{D}, \text { specog' }}$ and at $25^{\circ} \mathrm{C}$.
The $\mathrm{Q}_{G 52}\left(1, T_{J}\right)$ in the specific operating conditions can be linearly scaled from the value in the original conditions with the following formula since both $\mathrm{V}_{\text {th }}\left(\mathrm{T}_{\mathrm{J}}\right)$ and $\mathrm{V}_{\mathrm{pl}}(\mathrm{I}, \mathrm{T}$, are changing:

$$
Q_{G S 2}\left(I, T_{J}\right)=Q_{G S 2, d s} \cdot \frac{V_{p l}\left(I, T_{J}\right)-V_{t h}\left(T_{J}\right)}{V_{p l}\left(I_{D, \text { specQg }}, 25^{\circ} C\right)-V_{t h}\left(25^{\circ} C\right)}
$$

$V_{\text {th }}\left(T_{j}\right)$ can be calculated from the $V_{\text {th }}\left(T_{j}\right)$ curve like the one in Figure 5 . While the Miller plateau $V_{\text {pl }}\left(I, T_{j}\right)$ can be calculated by interpolating the transfer curves like the ones in Figure 6.


Figure 5 - $V_{\text {th }}$ Vs. $T_{j}$ for EPC2619


Figure 6- Transfer curves for EPC2619

The gate drive current can be calculated by using the average voltage on the gate during this transition as such:

$$
I_{G C, c r, O N}\left(I, T_{J}\right)=\frac{V_{D R}-\left(\frac{V_{P l}\left(I, T_{J}\right)+V_{t h}\left(T_{J}\right)}{2}\right)}{R_{G o n}}
$$

Where $V_{D R}$ is the turn on gate drive voltage and $R_{G o n}$ is the total gate resistance in the turn on gate drive loop, typically the sum of the gate driver pull-up resistance, the external turn on gate resistor and the internal device gate resistance.

### 2.1.2 Voltage Fall Time

The voltage fall time can be calculated with the assumption that the gate voltage stays fixed at $\mathrm{V}_{\mathrm{PI}, \mathrm{Q} 1}\left(I, T_{\mathrm{J}}\right)$. Then the gate drive current needs to charge the gate to drain capacitance:

$$
\begin{equation*}
t_{v f, O N}=\frac{Q_{G D}(V)}{I_{G C, v f, O N}\left(I, T_{J}\right)} \tag{Eq. 6}
\end{equation*}
$$

It is important to use the charge here as the capacitances of power devices are very non-linear. The charge can be calculated by integrating the capacitance curve $\mathrm{C}_{\text {RSS }}(\mathrm{v})$ like the ones in Figure 7:

$$
\begin{equation*}
Q_{G D}\left(V_{b u s}\right)=\int_{0}^{V_{b u s}} C_{R S S}(v) \cdot d v=\sum_{k=1}^{k\left(V_{b u s}\right)} \frac{C_{R S S}(k)+C_{R S S}(k-1)}{2} \cdot\left(V_{D S}(k)-V_{D S}(k-1)\right) \tag{Eq. 7}
\end{equation*}
$$

Where the curve in Figure 7 has been digitized in k points.


Figure 7-Capacitance curves from EPC2619

The gate drive current $\mathrm{I}_{G C, v f, O N}\left(I, T_{\mathrm{J}}\right)$ can be calculated by using the simple equation:

$$
I_{G C, v f, O N}\left(I, T_{J}\right)=\frac{V_{D R}-V_{P l, Q 1}\left(I, T_{J}\right)}{R_{G o n}}
$$

Where $V_{P I, Q 1}\left(I, T_{J}\right)$ and $R_{G o n}$ are the ones from the previous current rise time calculations in 2.1.1.
Where $V_{D R}$ is the turn on gate drive voltage and $R_{G o n}$ is the total gate resistance in the turn on gate drive loop, typically the sum of the gate driver pull-up resistance, the external turn on gate resistor and the internal device gate resistance.

### 2.2 Turn Off Losses

From Figure 3, these losses can be also calculated based on the transition times via the equation:

$$
E_{o l, O F F, Q 1}(V, I, T j) \&=\frac{1}{2} \cdot V \cdot I \cdot\left(t_{c f, O F F}+t_{v r, O F F}\right)
$$

### 2.2.1 Current Fall Time

The current fall time can be calculated similarly to the current rise time in section 2.1.1, but in the turn off conditions (mainly turn off current).

$$
\begin{equation*}
t_{c f, O F F}=\frac{Q_{G S 2}\left(I, T_{J}\right)}{I_{G C, c f, O F F}\left(I, T_{J}\right)} \tag{Eq. 10}
\end{equation*}
$$

The calculation of $\mathrm{Q}_{\mathrm{GS}}\left(\mathrm{I}, \mathrm{T}_{\mathrm{J}}\right)$ follows the same procedure as outline in section 2.1.1., but in the new turn off conditions.
Then the gate drive current $\mathrm{I}_{\mathrm{GV}, \mathrm{cf}, \mathrm{Off}}\left(\mathrm{I}, \mathrm{T}_{\mathrm{J}}\right)$ can be calculated by using the average voltage on the gate during this transition as such:

$$
\begin{equation*}
I_{G C, c f, O F F}\left(I, T_{J}\right)=\frac{\left(V_{P l, Q 1}\left(I, T_{J}\right)+V_{t h}\left(T_{J}\right)\right) / 2}{R_{G o f f}} \tag{Eq. 11}
\end{equation*}
$$

Assuming 0 V turn off, which is recommended for GaN FETs. $\mathrm{V}_{\mathrm{P}, \mathrm{Q} 1}\left(I, T_{J}\right)$ is the same one found during the $\mathrm{Q}_{G S 2}\left(I, T_{j}\right)$ calculation, and $R_{G o f f}$ is the total gate resistance in the gate drive loop during turn off, typically the sum of the gate driver pull-down resistance, the external turn off gate resistor (which can be different than the turn on one), and the internal device gate resistance.

### 2.2.2 Voltage rise time

The voltage rise time can be calculated is a similar way to the voltage fall time in 2.1.2, with the assumption that the gate voltage stays fixed at $\mathrm{V}_{\mathrm{Pl}, \mathrm{Q} 1}(\mathrm{I}, \mathrm{T})$. Then the gate drive current needs to charge the gate to drain capacitance:

$$
\begin{equation*}
t_{v r, O F F}=\frac{Q_{G D}(V)}{I_{G C, v r, O F F}\left(I, T_{J}\right)} \tag{Eq. 12}
\end{equation*}
$$

The $\mathrm{Q}_{\mathrm{GD}}(\mathrm{V})$ calculation is the same as in section 1 , while the gate drive current $\mathrm{I}_{\mathrm{GC,V,OFF}}\left(\mathrm{I}, \mathrm{T}_{\mathrm{J}}\right)$ can be calculated by using the simple equation:

$$
\begin{equation*}
I_{G C, v r, O F F}\left(I, T_{J}\right)=\frac{V_{P l, Q 1}\left(I, T_{J}\right)}{R_{G o f f}} \tag{Eq. 13}
\end{equation*}
$$

Assuming 0 V turn off, which is recommended for GaN FETs. $\mathrm{V}_{\mathrm{P}, \mathrm{Q} 1}\left(1, T_{\mathrm{J}}\right)$ is the same one found during the $\mathrm{Q}_{G S 2}\left(1, T_{J}\right)$ calculation in section 2.2.1, and $R_{\text {Goff }}$ is the total gate resistance in the gate drive loop during turn off, typically the sum of the gate driver pull-down resistance, the external turn off gate resistor (which can be different than the turn on one), and the internal device gate resistance.

### 2.3 Summary of Overlap Losses Formulas

$$
\left.\begin{array}{rl}
E_{o l, O N, Q 1}(V, I, T j)= & \frac{1}{2} \cdot V \cdot I \cdot\left(t_{c r, O N}+t_{v f, O N}\right) \\
= & \frac{1}{2} \cdot V \cdot I \cdot\left(\frac{Q_{G S 2}\left(I, T_{J}\right)}{I_{G C, O N}\left(I, T_{J}\right)}+\frac{Q_{G D}(V)}{I_{G C, O N}\left(I, T_{J}\right)}\right) \\
& =\frac{1}{2} \cdot V \cdot I \cdot\left(\frac{Q_{G S 2}\left(I, T_{J}\right)}{V_{D R}-\left(\frac{V_{P l}\left(I, T_{J}\right)+V_{t h}\left(T_{J}\right)}{2}\right)}+\frac{Q_{G D}(V)}{R_{G R}-V_{P l, Q 1}\left(I, T_{J}\right)}\right. \\
R_{G o n}
\end{array}\right)
$$

### 3.0 Output capacitance losses

The first issue to address is the non-linearity of the output capacitances of both Si MOSFETs and GaN FETs, which means the simple formula $E=1 / 2 \cdot C \cdot V^{2}$ ) for a fixed capacitance cannot be used. The best approach for loss calculation is to integrate the capacitance curves from Figure 7 :

$$
\begin{equation*}
E_{O S S}(V)=\int_{0}^{V_{b u s}} C_{O S S}(v) \cdot v \cdot d v=\sum_{k=1}^{k\left(V_{b u s}\right)} \frac{C_{O S S}(k)+C_{O S S}(k-1)}{2} \cdot\left(V_{D S}(k)-V_{D S}(k-1)\right) \cdot V_{D S}(k) \tag{Eq. 15}
\end{equation*}
$$

Since capacitances can store energy, a detailed analysis is needed to distinguish between energy storage and energy dissipation. The following analysis is for the half-bridge converter from Figure 1.
First during the switch node falling transition (high side turn off), $\mathrm{C}_{05 s, 01}$ is charged by the inductor current ( $\mathrm{E}_{\mathrm{OSS}, \mathrm{Q}}$ ), while $\mathrm{C}_{\mathrm{OSS}, 02}$ energy ( $\mathrm{E}_{\mathrm{OSS}, \mathrm{Q}_{2}}$ ) is discharged and recovered to the load.
Second, in the switch note rising transition (high side turn on), the energy stored in $\mathrm{C}_{\mathrm{OSS}, \mathrm{Q1}}\left(\mathrm{E}_{\mathrm{OSS}, \mathrm{Q1}}\right)$ is dissipated in the channel of Q1. Moreover $\mathrm{C}_{\mathrm{OSs}, \mathrm{Q2}}$ is charged from the $\mathrm{V}_{\text {bus }}$ (energy that will be later recovered). In this situation the bus will provide the total energy $\mathrm{V}_{\text {bus }} \cdot Q_{05 s, Q 2}$ (which includes the energy stored in Q2, as well as the energy dissipated in the resistance of the charging path).

$$
\begin{equation*}
E_{b u s}=\int_{0}^{V_{b u s}} i(t) \cdot d t=\int_{0}^{V_{b u s}} \frac{d q_{Q 2}(t)}{d t} \cdot d t=V_{b u s} \cdot Q_{O s s, Q 2} \tag{Eq. 16}
\end{equation*}
$$

Overall:

$$
\begin{equation*}
E_{O S S}=V_{b u s} \cdot Q_{O S S, Q 2}+\mathrm{E}_{\mathrm{OSS}, \mathrm{Q} 1}-\mathrm{E}_{\mathrm{OSS}, \mathrm{Q} 2} \tag{Eq. 17}
\end{equation*}
$$

In case of a symmetrical half-bridge, this can be simplified to

$$
\begin{equation*}
E_{O S S}=V_{b u s} \cdot Q_{O S S, Q 2} \tag{Eq. 18}
\end{equation*}
$$

Which are added to the high side Q1 overlap losses.

### 4.0 Reverse Recovery Losses

Reverse recovery losses are difficult to model and calculate, although they can be a significant contributor to losses for Si MOSFETs, while they do not happen for GaN FETs.

For Si MOSFETs we need to rely on the datasheet parameters which often specify $Q_{R R}$ in a single condition, not always relevant to the actual application conditions.
Reverse recovery happens during the switch node positive voltage transition, where $Q_{R R}$ is provided to $Q 2$ from $V_{\text {bus }}$.
The overall losses can be calculated as:

$$
\begin{equation*}
E_{R R, \text { total }}=V_{b u s} \cdot Q_{R R} \tag{Eq. 19}
\end{equation*}
$$

### 5.0 Gate Drive Losses

The power losses associated with the gate charge can be calculated as:

$$
\begin{equation*}
E_{G}=Q_{G} \cdot V_{D R} \tag{Eq. 20}
\end{equation*}
$$

Where $Q_{G}$ is given in the datasheet as defined in Figure 4. These losses are dissipated in the 3 resistors of the gate loop which are the pull-up/ down resistance of the gate driver, the turn on/off gate resistors and the device internal resistor. Therefore, in most cases these losses happen outside the device.

